Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today's digital designs. ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.

A valuable resource for anyone who needs to simulate digital designs not contained in a single chip.

About the Author
By Richard Munden

Reviews
Today it is still very difficult to verify board or larger system designs through simulation or any other technique. This important book addresses the largest ingredient needed to make simulation possible-the availability of integrated circuit component models. Addressed inside is how to use VITAL extensions and other conventions with VHDL to develop interoperable, reusable models. Only by adopting the standards and practices described in this book can the industry benefit and make system simulation feasible. -Randy Harr, Sevni Technology This book provides not only an excellent reference for those who write component models for board level verification, but also a much needed introduction to SDF and VITAL for timing simulation. -Hardy Pottinger, University of Missouri-Rolla



Book Information
ISBN 9780125105811
Author Richard Munden
Format Paperback
Page Count 336
Imprint Morgan Kaufmann Publishers In
Publisher Elsevier Science & Technology
Weight(grams) 860g