Analog CMOS integrated circuits are in widespread use for communications, entertainment, multimedia, biomedical, and many other applications that interface with the physical world. Although analog CMOS design is greatly complicated by the design choices of drain current, channel width, and channel length present for every MOS device in a circuit, these design choices afford significant opportunities for optimizing circuit performance.

This book addresses tradeoffs and optimization of device and circuit performance for selections of the drain current, inversion coefficient, and channel length, where channel width is implicitly considered. The inversion coefficient is used as a technology independent measure of MOS inversion that permits design freely in weak, moderate, and strong inversion.

This book details the significant performance tradeoffs available in analog CMOS design and guides the designer towards optimum design by describing:

• An interpretation of MOS modeling for the analog designer, motivated by the EKV MOS model, using tabulated hand expressions and figures that give performance and tradeoffs for the design choices of drain current, inversion coefficient, and channel length; performance includes effective gate-source bias and drain-source saturation voltages, transconductance efficiency, transconductance distortion, normalized drain-source conductance, capacitances, gain and bandwidth measures, thermal and flicker noise, mismatch, and gate and drain leakage current
• Measured data that validates the inclusion of important small-geometry effects like velocity saturation, vertical-field mobility reduction, drain-induced barrier lowering, and inversion-level increases in gate-referred, flicker noise voltage
• In-depth treatment of moderate inversion, which offers low bias compliance voltages, high transconductance efficiency, and good immunity to velocity saturation effects for circuits designed in modern, low-voltage processes
• Fabricated design examples that include operational transconductance amplifiers optimized for various tradeoffs in DC and AC performance, and micropower, low-noise preamplifiers optimized for minimum thermal and flicker noise
• A design spreadsheet, available at the book web site, that facilitates rapid, optimum design of MOS devices and circuits

Tradeoffs and Optimization in Analog CMOS Design is the first book dedicated to this important topic. It will help practicing analog circuit designers and advanced students of electrical engineering build design intuition, rapidly optimize circuit performance during initial design, and minimize trial-and-error circuit simulations.

About the Author

David Binkley is currently Associate Professor in the Department of Electrical and Computer Engineering, at the University of North Carolina at Charlotte, a post he has held since 2000. He teaches a number of courses in analog, mixed-signal, and RF integrated circuit design, and received the Tau Beta Pi "Most Influential Teacher of 2001" award for the college of engineering. He has a wealth of experience in the field of analog and mixed signal engineering, having been a practising engineer for over 20 years and having co-founded Concorde Microsystems in 1992 where he and colleagues developed custom, mixed-signal CMOS (complementary metal-oxide-semiconductor) integrated circuits. Previous to this, he was a senior scientist at CTI/Siemens PET Systems engaged in research and design of circuits for PET medical imaging tomographs. David has also been the principal investigator on a number of research projects receiving support from NASA JPL for micropower, analog CMOS circuits, and DARPA (Defense Advanced Research Projects Agency) for design and testing methodologies for mixed-signal integrated circuits. He has published over 60 papers and regularly gives short courses on optimizing analog CMOS design.

Book Information
ISBN 9780470031360
Author David Binkley
Format Hardback
Page Count 632
Imprint Wiley-Interscience
Publisher John Wiley & Sons Inc
Weight(grams) 1219g
Dimensions(mm) 251mm * 177mm * 41mm